



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/466,964	12/20/1999	GAD S. SHEAFFER	2207/7533	1789

23838 7590 08/27/2003

KENYON & KENYON
1500 K STREET, N.W., SUITE 700
WASHINGTON, DC 20005

EXAMINER

NGUYEN, MIKE

ART UNIT	PAPER NUMBER
----------	--------------

2182

DATE MAILED: 08/27/2003

12

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/466,964

Applicant(s)

SHEAFFER, GAD S.

Examiner

Mike Nguyen

Art Unit

2182

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 03 July 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____
- 4) ☐ Interview Summary (PTO-413) Paper No(s). _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

DETAILED ACTION

Notices & Remarks

1. Claims 1-30 are pending for the examination.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Bitner Haim (U.S. Pat. No. 5,210,829).

4. As to claim 1, Bitner teaches a method to control the loading of a memory buffer, the memory buffer having a watermark with a first watermark value (see figure 1 element 34 and figure 4c WRITE CYCLE # 9 wherein assumed the memory buffer 34 having a first watermark value 420 Kb at the WRITE CYCLE # 9), the method comprising:

receiving an advance indication of a memory service interruption by the a memory controller; wherein the received advance indication occurs prior to a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein at the WRITE CYCLE # 9 the memory buffer 34 receives an advance indication that indicates no host stall occurred therefore the watermark is advanced to 430 Kb); and

based at least in part on the received advance indication of the memory service interruption, modifying the watermark to have a second watermark value different from the first

watermark value (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein the watermark is advanced to a second watermark value 430 Kb).

5. As to claim 2, Bitner teaches the method of claim 1, wherein the memory buffer having a watermark has a below-watermark burst size with a first burst size value (see figure 4 and column 14 lines 29-31), the method further comprising:

based at least in part on the received advance indication of the memory service interruption, modifying the below-watermark burst size to have a second burst size value different from the first burst size value (see figure 4 and column 14 lines 29-31).

6. As to claim 3, Bitner teaches the method of claim 1, wherein the indication of a memory service interruption includes an advance indication of a memory service interruption having a worst case latency to memory (see figure 5 elements 74, 76 and column 21 lines 1-16).

7. As to claim 4, Bitner teaches method of claim 1, wherein the second watermark value is greater than the first watermark value (see figure 4 WRITE CYCLE # 9-10 wherein the second watermark value is 430 Kb and the first watermark value is 420 Kb).

8. As to claim 5, Bitner teaches the method of claim 2 wherein the second burst size value is less than the first burst size value (see figure 4 WRITE CYCLE # 9-10 wherein the first burst size value is 80 Kb (500 Kb-420 Kb) and the second burst size value is 70 Kb (500 Kb-430 Kb)).

9. As to claim 6, Bitner teaches the method of claim 2 wherein the second burst size value corresponds to difference between the number of data entries in the memory buffer and the second watermark value (see figure 4 WRITE CYCLE # 9-10 wherein the second burst size value is difference between the maximum capacity of buffer 34 and second watermark value 430 Kb).

10. As to claim 7, Bitner teaches the method of claim 1, the method further comprising receiving an indication of the termination of the memory service interruption (see figure 4 WRITE CYCLE # 10-11 and column 14 lines 29-61 wherein at the WRITE CYCLE # 11 the watermark is advanced to 440 Kb which has the effect of causing a host stall during WRITE CYCLE # 11); and

based at least in part on the received indication of the termination of the memory service interruption, modifying the watermark to have a third watermark value different from the second watermark value (see figure 4 WRITE CYCLE # 11-12 and column 15 lines 1-14 wherein the watermark is modified to have a third watermark value 340 Kb when receiving the indication of the host stall at 440 Kb).

11. As per claims 8 and 12, Bitner teaches the method of claim 7 and claim 11, wherein the third watermark value equals the first watermark value (see column 15 lines 1-14 wherein after the WRITE CYCLE # 11 the watermark would continue to hover between 340 Kb and 440 Kb so that the watermark would reach to the watermark value 420 Kb which is same as the first watermark value).

12. As to claim 9, Bitner teaches the method of claim 2, the method further comprising receiving an indication of the termination of the memory service interruption (see figure 4 WRITE CYCLE # 10-11 and column 14 lines 29-61 wherein at the WRITE CYCLE # 11 the watermark is advanced to 440 Kb which has the effect of causing a host stall during WRITE CYCLE # 11);

based at least in part on the received indication of the termination of the memory service interruption, modifying the watermark to have a third value different from the second watermark

Art Unit: 2182

value (see figure 4 WRITE CYCLE # 11-12 and column 15 lines 1-14 wherein the watermark is modified to have a third watermark value 340 Kb when receiving the indication of the host stall at 440 Kb); and

based at least in part on the received indication of the termination of the memory service interruption, modifying the below-watermark burst size to have a third burst size value different from the second burst size value (see column 15 lines 1-14).

13. As per claims 10 and 14, Bitner teaches the method of claim 9 and claim 13, wherein the third watermark value equals the first watermark value, and wherein the third burst size value equals the first burst size value (see column 15 lines 1-14 wherein the third watermark value varies between 340 Kb and 440 Kb so that it would be equaled the first watermark value 420 and the third burst sized also equals the first burst size).

14. As to claim 11, Bitner teaches a method to control the loading of a memory buffer, the memory buffer having a watermark with a first watermark value (see figure 1 element 34 and figure 4c WRITE CYCLE # 9 wherein assumed the memory buffer 34 having a first watermark value 420 Kb at the WRITE CYCLE # 9), the method comprising:

modifying the watermark based at least in part on the received advance indication by a memory controller of a memory service interruption, wherein the received advance indication occurs prior to the memory service interruption, to have a second watermark value, the second watermark value being different than the first watermark value (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein the watermark is advanced to a second watermark value 430 Kb); and

modifying the watermark to have a third watermark value subsequent to the occurrence of the memory service interruption, the third watermark value being different than the second watermark value (see figure 4 WRITE CYCLE # 11-12 and column 15 lines 1-14 wherein the watermark is modified to have a third watermark value 340 Kb when receiving the indication of the host stall at 440 Kb).

15. As to claim 13, Bitner teaches the method of claim 11, wherein the memory buffer having a watermark with a first watermark value has an below-watermark burst size with a first burst size value (see figure 1 element 34 and figure 4c WRITE CYCLE # 9 wherein assumed the memory buffer 34 having a first watermark value 420 Kb at the WRITE CYCLE # 9 and figure 4 and column 14 lines 29-31), the method further comprising:

modifying the below-watermark burst-size to have a second burst size value prior to the occurrence of a memory service interruption, the second burst size value being different than the first burst size value (see figure 4 and column 14 lines 29-31); and

modifying the below-watermark burst size to have a third burst size value subsequent to the occurrence of the memory service interruption, the third burst size value being different than the second burst size value (see column 15 lines 1-14).

16. As to claim 15, Bitner teaches an apparatus to control the loading of a memory buffer, comprising:

a memory buffer (see figure 1 element 34); and

a memory controller, coupled to said memory buffer (see figure 1 element 32 and column 6 lines 59-68 and column 7 lines 1-2 wherein the controller 32 contains the buffer 34), including

a watermark register (see figure 4 WRITE CYCLE # 8-12 and column 14 lines 29-61 and column 15 lines 1-14 wherein the watermark is adjustable to maximize the availability of the buffer to receive data from the host computer 20 therefore it is obviously the controller having a watermark register);

a first register, coupled to said watermark register, to store a first watermark value (see figure 4 WRITE CYCLE # 9 and column 14 lines 29-61 and column 15 lines 1-14 wherein assumed that the memory buffer 34 has a first watermark value at the WRITE CYCLE # 9; therefore, it is obviously the controller has a first register); and

a second register, coupled to said watermark register, to store a second watermark value (see figure 4 WRITE CYCLE # 11 and column 14 lines 29-61 and column 15 lines 1-14 wherein the watermark is advanced to a second watermark value 430 Kb; therefore, it is obviously the controller has a second register).

17. As to claim 16, Bitner teaches the apparatus of claim 15, wherein the memory controller includes:

a below-watermark burst size register (see figure 4 WRITE CYCLE #9 and column 14 lines 29-61);

a third register, coupled to said below-watermark burst size register, to store a first below-watermark burst size value (see figure 4 WRITE CYCLE # 12 and column 15 lines 1-14); and

a fourth register, coupled to said below-watermark burst size register, to store a second below-watermark burst size value (see column 15 lines 1-14).

18. As per claims 17 and 20, Bitner teaches the apparatus of claim 15 and the system of claim 19, wherein the memory controller is to:

receive an advance indication of a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein at the WRITE CYCLE # 9 the memory buffer 34 receives an advance indication that indicates no host stall occurred therefore the watermark is advanced to 430 Kb);

read the second watermark value from said second register based at least in part on the received advance indication of a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61); and

store the second watermark value in said watermark register (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61).

19. As to claim 18, Bitner teaches the apparatus of claim 16, wherein the memory controller is to:

receive an advance indication of a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein at the WRITE CYCLE # 9 the memory buffer 34 receives an advance indication that indicates no host stall occurred therefore the watermark is advanced to 430 Kb);

read the second watermark value from said second register based at least in part on the received advance indication of a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61); and

store the second watermark value in said watermark register (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61)

read the second below-watermark burst size value from said fourth register based at least in part on the received advanced indication of a memory service interruption (see figure 4 and column 14 lines 29-31); and

store the second below-watermark burst size value in said below-watermark burst size register (see figure 4 and column 14 lines 29-31).

20. As to claim 19, Bitner teaches a system to process video signals, the system comprising:

a processor (see figure 1);

a memory, coupled to said processor (see figure 1).

a memory buffer (see figure 1 element 34); and

a memory controller, coupled to said memory buffer (see figure 1 element 32 and column 6 lines 59-68 and column 7 lines 1-2 wherein the controller 32 contains the buffer 34), including

a watermark register (see figure 4 WRITE CYCLE # 8-12 and column 14 lines 29-61 and column 15 lines 1-14 wherein the watermark is adjustable to maximize the availability of the buffer to receive data from the host computer 20 therefore it is obviously the controller having a watermark register);

a first register, coupled to said watermark register, to store a first watermark value (see figure 4 WRITE CYCLE # 9 and column 14 lines 29-61 and column 15 lines 1-14 wherein assumed that the memory buffer 34 has a first watermark value at the WRITE CYCLE # 9; therefore, it is obviously the controller has a first register); and

a second register, coupled to said watermark register, to store a second watermark

value (see figure 4 WRITE CYCLE # 11 and column 14 lines 29-61 and column 15 lines 1-14 wherein the watermark is advanced to a second watermark value 430 Kb; therefore, it is obviously the controller has a second register).

21. As to claim 21, Bitner teaches a computer-readable medium storing a plurality of instructions to be executed by a processor to control a memory buffer having watermark with a first watermark value and a below-watermark burst size with a first burst size value (see figure 1 element 34 and figure 4c WRITE CYCLE # 9 wherein assumed the memory buffer 34 having a first watermark value 420 Kb at the WRITE CYCLE # 9), said plurality of instructions comprising instructions to:

receiving an advance indication of a memory service interruption by the a memory controller; wherein the received advance indication is to occurs prior to a memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein at the WRITE CYCLE # 9 the memory buffer 34 receives an advance indication that indicates no host stall occurred therefore the watermark is advanced to 430 Kb); and

based at least in part on the received advance indication of the memory service interruption, modifying the watermark to have a second watermark value different from the first watermark value (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein the watermark is advanced to a second watermark value 430 Kb).

22. As to claim 22, Bitner teaches the computer-readable medium of claim 21, further comprising instruction to:

based at least in part on the received advance indication of the memory service interruption, modifying the below-watermark burst size to have a second burst size value different from the first burst size value (see figure 4 and column 14 lines 29-31).

23. As to claim 23, Bitner teaches an apparatus comprising:

A memory buffer (see figure 1 element 34); and

A memory controller coupled to said memory controller, said memory controller to operate in a first mode maintaining a first level of buffering in said memory buffer and to switch to a second mode maintaining a second level of buffering that is higher than the first level of buffering in response to an advance indication of a memory service interruption (see figure 1 element 32 and column 6 lines 59-68 and column 7 lines 1-2).

24. As to claim 24, Bitner teaches the apparatus of claim 23 wherein said memory service interruption is a DRAM refresh operation (see figure 1 and column 6 lines 59-67).

25. As to claim 25, Bitner teaches the apparatus of claim 23 wherein said memory service interruption is a memory maintenance operation (see figure 1 wherein the buffer 3 is used temporarily to store data sent by host computer 20 so that the watermark adjusts up and down based on the maintenance operation of the host computer 20).

26. As to claim 26, Bitner teaches the apparatus of claim 23 wherein said first mode has an associated first burst size and said second mode has an associated second burst size (see figure 4 column 14 lines 29-61 and column 15 lines 1-14).

27. As to claim 27, Bitner teaches the apparatus of claim 3 wherein said memory buffer is a video buffer to buffer a video stream retrieved from memory (see column 25 lines 14-19).

28. As to claim 28, Bitner teaches an apparatus comprising:

a video stream buffer (see figure 1 elements 34, 26 and column 25 lines 14-19, wherein the buffer 34 can be a video stream buffer because the tape drive 26 also be implemented in other electromechanical devices)

a memory controller to occasionally perform an operation causing a memory service interruption (see figure 1 and figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein at the WRITE CYCLE # 9 the video stream buffer 34 receives a memory service interruption from the memory controller indicating no host stall occurred therefore the video stream buffer is advanced to higher level of buffer); and

control logic coupled to said video stream buffer to maintain a first level of buffering in a first mode and to maintain a higher level of buffering prior to said memory controller performing said operation causing said memory service interruption (see figure 4 WRITE CYCLE # 9-10 and column 14 lines 29-61 wherein the video stream buffer is advanced to a higher level of buffering prior to the memory performing the operation causing the memory device interruption).

29. As to claim 29, Bitner teaches the apparatus of claim 28 wherein said operation is a DRAM refresh operation (see figure 1 and column 6 lines 59-67).

30. As to claim 30, Bitner teaches the apparatus of claim 29 further comprising a processor (see figure 1 element 36), wherein said processor, said video stream buffer, said memory controller, and said control logic are all integrated into a single integrated circuit (see figure 1 element 32).

Response to Arguments

31. In response to the applicant's arguments that Bitner does not teach "a method where the watermark is changed based on received advance indication of a memory service interruption", "a system comprised of a memory controller coupled to memory buffer". Examiner disagrees, in figure 4 WRITE CYCLE # 9-12 and column 14 lines 29-61 and column 16 lines 1-14 clearly indicates that the watermark is modified from the first watermark value 420 Kb to the second watermark value 430 Kb based on receive advance indication of the host (no host stall) and this modification takes place prior the occurrence of advance indication of the host (see column 14 lines 45-55). Therefore buffering level is adjusted whenever the buffer receives an advance indication of the host. Examiner also disagrees, in figure 1 elements 32, 36, 40, 34 and column 6 lines 56-68 and column 7 lines 1-2 clearly indicates that the controller 32 which coupled to the buffer 34, made up of a RAM which can temporarily stored data sent by the host and the program store 40 is another RAM storage and coupled to the buffer 34.

Conclusion

32. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mike Nguyen whose telephone number is (703) 305-5040 or e-mail is mike.nguyen@uspto.gov. The examiner can normally be reached on Monday through Friday from 8:00 AM to 5:00 PM.

The appropriate fax number for the organization where this application or proceeding is assigned is (703) 746-7240.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mr. Jeffrey Gaffin, can be reached on (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the group receptionist whose telephone number is (703) 305-3900.


KIM HUYNH
PRIMARY EXAMINER

8/25/23

Application/Control Number: 09/466,964

Page 14

Art Unit: 2182

Mike Nguyen
Patent Examiner
Group Art Unit 2182

08/22/2003